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Abstract
This paper describes gate work function and oxide thickness tuning
to realize novel circuits using dual-Vth independent-gate FinFETs.
Dual-Vth FinFETs with independent gates enable series and par-
allel merge transformations in logic gates, realizing compact low
power alternatives. Furthermore, they also enable the design of a
new class of compact logic gates with higher expressive power and
ﬂexibility than conventional forms, e.g., implementing 12 unique
Boolean functions using only four transistors. The gates are de-
signed and calibrated using the University of Florida double-gate
model into a technology library. Synthesis results for 14 bench-
mark circuits from the ISCAS and OpenSPARC suites indicate that
on average, the enhanced library reduces delay, power, and area by
9%, 21%, and 27%, respectively, over a conventional library de-
signed using FinFETs in 32nm technology.
1. Introduction
The ITRS has proposed multi-gate FETs such as planar double-
gate FETs and FinFETs as a possible scaling path for low power
digital CMOS technologies [1]. Although early double-gate FETs
presented manufacturing challenges associated with vertical struc-
tures, more recently, double-gate devices called FinFETs or wrap-
around FETs that are compatible with standard CMOS over most
of their processing steps have been demonstrated [2]. The channel
of a FinFET is a slab (ﬁn) of undoped silicon perpendicular to the
substrate. At least two sides of the ﬁn are wrapped around by ox-
ide simultaneously. In this manner, the active regions are broken
up into several ﬁns and a gate overlaps the channel regions of the
ﬁns on either side. As a result, the increased electrostatic control
of the gate over the channel makes very high Ion/Ioff ratios achiev-
able. FinFETs have also shown excellent scalability, suppression
of short channel effects, and limited parametric variations.
A FinFET with independent gates is a novel variant of double-
gate devices. Two isolated gates are formed by removing the gate
regions at the top of the ﬁn. Although the gates are electrically iso-
lated, their electrostatics is highly coupled. The threshold voltage
of either of the gates can be easily inﬂuenced by applying an appro-
priate voltage to the other gate. This technology is called multiple
independent-gate FET (MIGFET) [3] and can be integrated with
regular double-gate devices on the same chip. A successful imple-
mentation of a FinFET device with three independent gates has also
been reported [4].
Many innovative circuit styles exploiting the extra gate(s) in
these devices have been proposed in literature [5–8]. In [5], the au-
thors showed that a pair of parallel transistors in the pull-down or
pull-up network of gates can be merged into a single independent-
gate FinFET to get a compact low power implementation of the
same Boolean function. In [6], four variants for the same function
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were designed: conventional tied-gate (TG) mode, independent-
gate (IG) mode with merged parallel transistors driven by indepen-
dent inputs, low power (LP) mode with a reverse-biased back-gate,
and an IG/LP mode that combined the LP and IG modes. The use of
an independent-gate voltage keeper to improve the reliability of dy-
namic logic has also been proposed in [8]. However, no published
work based on FinFETs has explored the possibility of merging
series transistors to reduce power and area and/or increase perfor-
mance.
The ﬁrst innovation described in this paper is the realization of
dual-Vth independent-gate FinFETs to enable the merger of pairs of
series transistors in logic gates. We show that a dual-Vth FinFET
can be realized by tuning only the gate work-function and oxide
thickness, without any additional biasing scheme. In this manner,
new high-Vth transistors can be implemented in addition to the reg-
ular low-Vth ones. These devices will have low resistance only if
both independent gates are activated. The high-Vth behavior com-
plements the behavior of low-Vth independent-gate FinFETs, which
have a low resistance when either of the gates is activated. Dual-Vth
FinFETs with independent gates make it possible to merge series
transistors, and simultaneously merging series and parallel devices
allows the realization of compact low power logic gates.
The second innovation described in this paper, based on dual-Vth
FinFETs, is the design of a new class of compact logic gates with
higher expressive power and ﬂexibility than conventional forms. It
is proposed to use the independent back-gate as an independent in-
put, effectively doubling the number of inputs to a logic gate. Using
the rules for static logic, if a high-Vth transistor is used in the pull-
down network, the corresponding transistor in the pull-up network
is a low-Vth transistor, and vice versa, respectively. In this man-
ner, it is shown that it is possible to implement 12 unique Boolean
functions using only four transistors.
The gates are designed, validated, and calibrated into a technol-
ogy library using the University of Florida double-gate (UFDG)
SPICE model [9]. The UFDG model is a physics-based model that
has shown excellent agreement with physical measurements of fab-
ricated FinFETs [9]. It allows several design parameters such as
ﬁn width, channel length, gate-source/drain underlap, and work-
function to be varied simultaneously. This enables fast, accurate
exploration of the best technologically feasible parameters required
to realize independent-gate dual-Vth FinFETs for the 32nm node.
These FinFETs were used to build basic and novel gates, whose
logical effort parameters were extracted into conventional and en-
hanced technology libraries. Synthesis results for 14 benchmark
circuits from the ISCAS and OpenSPARC suites show that on av-
erage, the enhanced library reduces delay, power, and area by 9%,
21%, and 27%, respectively, over a conventional library based on
tied-gate FinFETs in 32nm technology.
Section 2 is a basic review of FinFETs. Section 3 describes the
design of dual-Vth independent-gate FinFETs. Section 4 describes
new circuit styles based on these FinFETs. Section 5 presents re-
sults and section 6 is a conclusion.
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2. Background on FinFETs
Double-gate devices were ﬁrst investigated because intuitively
an additional gate is expected to suppress short channel effects and
improve Ion/Ioff ratios by increasing electrostatic stability. Quanti-
tatively, the electric potential along the undoped channel (x direc-
tion) can be approximated by
φ = C0 · exp
“
±x
λ
”
where C0 is a constant and λ is the natural length of the device.
λ, given by the following expression [1]:
λ =
r
εSi
n · εox toxtSi
should be as small as possible to quickly damp the inﬂuence of
drain potential on the channel. This is possible by using high-
κ dielectric materials, decreasing oxide thickness tox and/or sili-
con thickness tSi, or by increasing the relative control of the gate
through coefﬁcient n. Here, n is one for single-gate devices and
two for double-gate devices. Thus, using double-gate devices not
only helps suppress short channel effects, but also relaxes the phys-
ical requirements on tSi and tox .
The channel of a FinFET is a tiny slab (ﬁn) of undoped sili-
con perpendicular to the substrate. The cross-section of a typi-
cal FinFET is presented in Fig. 1. The undoped channel elimi-
nates Coulomb scattering due to impurities, resulting in higher mo-
bility in FinFETs [10]. The ratio of p-type to n-type mobility is
higher than CMOS. Unlike CMOS, threshold voltage is not altered
by source-body voltage variation. This, along with improvement
in mobility, paves the way for longer series stacked transistors in
the pull-up or pull-down networks of logic gates. The gate ox-
ide is formed on both sides of the ﬁn simultaneously, which solves
alignment issues of source and drain junctions and simpliﬁes the
process. The height of the ﬁn, hﬁn, acts as the width of channel.
Stronger devices can be built by using appropriate number of par-
allel ﬁns in each transistor. So, the channel width of a FinFET is
given by W = nﬁn × hﬁn, where nﬁn is the number of ﬁns. Taller
ﬁns result in more powerful devices, at the cost of granularity in
gate width. Other important design parameters are ﬁn thickness tSi
and gate-source/drain underlap. Existence of gate-source/drain un-
derlap and small tSi are necessary conditions for good suppression
of short channel effects in FinFETs [11].
Front Gate
Back Gate
Drain
n+
Channel (undoped)
Source
n+
tox
tSi
L
x
Figure 1: Cross section of a typical FinFET
One of the best available models for FinFETs is the Univer-
sity of Florida Double-gate (UFDG) model. Excellent agreement
with physical measurements have been reported for this model [9].
UFDG successfully accounts for quantum mechanical carrier distri-
bution in the body and channel in both the sub-threshold and strong
inversion regions of operation. Furthermore, the UFDG model is a
physical model that allows designers to change several design pa-
Table 1: Physical parameters of 32nm FinFETs
Parameter Range
tox front 1-2nm
tox back 1-2nm
source/drain doping (1-2)·1020
work function n-type 4.4-4.85eV
work function p-type 4.7-4.35eV
hﬁn 30nm
tSi 9nm
gate-source/drain underlap 2.5nm
rameters such as ﬁn width, channel length, gate-source/drain un-
derlap, and work function simultaneously. All simulations reported
in this paper were performed with the UFDG model. In table 2, we
report the typical ranges of physical parameters for a 32nm FinFET
technology used in our simulations. Note that all the parameters are
in the acceptable range for this technology node.
3. Dual-Vth independent-gate FinFETs
Independent-gate (IG) FinFETs can be fabricated along with
conventional tied-gate (TG) devices on the same die, by remov-
ing the top gate region of the FinFET. Channel formation in one
gate is highly dependent on the state of the other gate due to elec-
trostatic coupling between the gates. For example, assume that the
back-gate of an IG FinFET is disabled. No channel will be formed
near the disabled gate and due to electrostatic coupling between the
gates, the threshold voltage of the other gate will be increased. So,
disabling one of the gates in an IG FinFET will reduce the drive
strength of the transistor by more than half. However, it may speed
up the circuit indirectly. Disabled gates have an input capacitance
that is roughly half that of conventional tied-gate FinFET. This re-
duces the load on the driver gates, making disabled-gate FinFETs
an attractive option for use on non-critical paths in a design.
In conventional IG FinFET devices, a channel will be formed
if either of the gates is activated. In other words, the device be-
haves like the OR function; so, they are suitable for merging par-
allel transistors in pull-up or pull-down networks. However, in or-
der to merge series transistors, we need devices that behave like
the AND function. Such a device would have a higher threshold
voltage than regular ones. In these devices, if just one gate is acti-
vated, the threshold voltage is high enough to prevent meaningful
channel formation. But, if the other gate is also turned on, fast
electrostatic coupling between the two gates reduces the threshold
voltage and enables channel formation. In other words, these high-
Vth devices can be activated only if both of their gates are activated
simultaneously, so they act like an AND function. Such IG Fin-
FETs are suitable for merging series transistors. Note that high-Vth
FinFETs cannot be realized by engineering the channel dopant con-
centration, like [12], because, the FinFET channel should be kept
undoped to avoid excessive random dopant ﬂuctuations.
In this paper, we show that high-Vth IG FinFETs can be realized
by carefully tuning the gate oxide thickness and electrode work-
function, and without the use of any additional bias voltages. The
threshold voltage Vth of FinFETs is given by the expression:
Vth = −φms + QD
Cox
+ Vinv (1)
where φms is the difference between work-function of electrode and
silicon, QD is the depletion charge in the channel, and Cox is the
gate capacitance. Vinv is a constant that represents the limited avail-
ability of inversion charges in the undoped channel [1]. The thresh-
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Figure 2: I-V curves of (a) n-type and (b) p-type high-Vth and low-Vth FinFETs in tied-gate and disabled back-gate modes
old voltage can be increased by changing the gate work-function or
decreasing the oxide capacitance (i.e., by increasing tox ). In Fin-
FETs, work-function has much higher impact on threshold voltage
than tox since QD is relatively small in undoped or slightly doped
channels. In practice, leakage ﬁrst decreases as oxide thickness is
increased. Beyond a certain oxide thickness, however, this trend
reverses and standby leakage current increases due to severe DIBL
effects. In these undoped devices, the gate loses control over the
channel if the oxide thickness is increased aggressively [13]. So,
there exists an optimum gate oxide thickness for obtaining min-
imum leakage. This value was found to be around 2nm for the
high-Vth 32nm FinFETs considered in this paper.
The oxide thickness and gate work-function of p-type and n-type
FinFETs were swept over their ranges in UFDG to obtain the opti-
mum combination of these two parameters. Note that technologi-
cally, fabricating multiple work-functions requires two additional
steps to mask and etch the gate material. It is also possible to
have two values for oxide thickness; even FinFETs with asym-
metric back and front gate oxide thickness have recently been re-
ported [14]. SPICE simulations with the UFDG model showed that
using the physical parameters in Table 2 results in acceptable per-
formance with minimum static leakage in both high-Vth and low-Vth
devices. I-V curves of n-type and p-type FinFETs for four conﬁgu-
rations: low-Vth tied-gate, low-Vth disabled-gate, high-Vth tied-gate
and high-Vth disabled-gate are shown in Fig. 2.
The threshold voltage can be deﬁned as the intercept of the
tangent line of I-V curve and x-axis, at low VDS ≈ 0.05V [15].
Threshold voltage of both high-Vth and low-Vth FinFETs in tied-
gate (TG) and disabled back-gate modes (IG) are listed in Table 2.
As expected, the threshold voltage difference between TG and IG
modes is considerably higher in high-Vth devices than low-Vth de-
vices. In the IG mode of low-Vth FinFETs, the inversion layer
can be easily formed. This channel shields further gate-to-gate
coupling and prevents a huge drop in threshold voltage in the IG
mode [12]. In contrast to low-Vth devices, no inversion layer can be
formed in the IG mode of high-Vth FinFETs. Thus, when both gates
in a high-Vth FinFET are simultaneously on, the strong electrostatic
coupling between them creates an inversion layer and produce an
acceptable Ion.
As seen in Fig 2, the reported static leakage current in UFDG is
of the order of a few pA. This is to be expected for well-engineered
FinFETs with a tsi:Lch ratio of 1:4 and good gate-source/drain un-
Table 2: Vth, tox, and gate work-function (φ) of high-Vth (H)
and low-Vth (L) devices in tied-gate (TG) and disabled back-
gate (IG) modes
tox (nm) φ (eV) Vth (V)
TG IG
L H L H L H L H
n-type 1 1.9 4.4 4.85 0.18 0.486 0.27 0.77
p-type 1 2 4.7 4.35 -0.2 -0.5 -0.29 -0.79
derlap. This is also consistent with Ioff reported for recently man-
ufactured FinFETs [14]. From the I-V curves, it is clear that if
just one gate is activated in high-Vth transistors, the current is low
enough that the transistor can be considered to be in the off-state.
So even in this case, these devices will still have low static leakage.
In the case of low-Vth devices, if just one of the gates is activated,
the device can be considered to be in the on-state. However, its
current drive is around 60% less than the current drive of tied-gate
devices. This makes the gates with merged series or parallel transis-
tors slower than gates with tied-gate transistors and limits their use
to non-critical paths. Note that the UFDG model does not model
gate leakage, which is expected to be low in FinFETs due to the
presence of a low electric ﬁeld across the gate and sufﬁcient gate-
source/drain underlap.
The proposed high-Vth IG devices are robust to parametric varia-
tions in oxide thickness and do not lose their AND-type functional-
ity. Variations in oxide thickness degrades subthreshold slope and
changes the gate capacitance, but does not have a huge impact on
the Vth of these devices due to negligible inversion charge QD (see
Eq. 1). As reported in Table 2, the Vth difference between the high
and low-Vth IG devices is relatively large (≈ 500 mV). Further, Fin-
FETs are known to be less susceptible to parametric variations in
comparison to planar CMOS. Thus, the conversion probability of
a high-Vth device to a low-Vth device due to imperfections in the
fabrication process is negligible.
Switching characteristics of inverters based on both high-Vth and
low-Vth devices were investigated. Both low-Vth and high-Vth in-
verters showed excellent switching behavior and near perfect noise
margin (400 mV ≈ 0.5Vdd). In the next section, we describe new
circuit styles and logic gates based on these dual-Vth FinFETs.
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4. Logic design in FinFET technology
In this section, several innovative gate designs based on dual-Vth
independent-gate FinFETs are described. In the ﬁrst sub-section,
the gates that are created by disabling the back-gate and merging
series and parallel transistors are investigated. In the next sub-
section, new logic gates that incorporate both low-Vth and high-Vth
devices are described. Complex Boolean functions can be real-
ized efﬁciently using these devices. To the best of our knowledge,
such gates have not been investigated for FinFET technology in lit-
erature. The circuit symbols of dual-Vth FinFETs in TG and IG
conﬁgurations are summarized in Fig. 3.
p-type
n-type
(IG) (TG) high-Vth(IG)
Figure 3: Symbols for independent-gate (IG) and tied-gate
(TG) low-Vth and high-Vth n-type and p-type double-gate Fin-
FETs. The dotted-X sign in high-Vth devices denotes their
AND-like behavior.
4.1 Merging and back-gate disabling
Without loss of generality, Fig. 4 presents all possible realiza-
tions of a NAND2 gate. NAND2 is the conventional gate that
uses low-Vth FinFETs in tied-gate conﬁguration. NAND2 dis is
derived by disabling the back-gates of all devices in the conven-
tional NAND2 gate. NAND2pu is the result of merging two par-
allel transistors and replacing it by one low-Vth FinFET in the
pull-up network of NAND2. NAND2pu dis is derived by dis-
abling the back-gates of pull-down devices of NAND2pu. The
two series transistors in the pull-down network of the conventional
NAND2 gate can be replaced by one high-Vth transistor to realize
NAND2pd. NAND2pd dis is derived by disabling the back-gates
of pull-up devices in NAND2pd. Finally, one can merge both series
and parallel transistors in the conventional NAND2 gate to realize
NAND2pdpu. In Table 3, low-to-high (Tplh) and high-to-low (Tphl)
transition delays, input capacitance (Cin) and average static power
consumption of these gates are reported. As shown in the table, the
gates realized by merging parallel transistors or disabling the back-
gate have generally less input capacitance, leakage power, and gate
overdrive. So, there exists a tradeoff in choosing the appropriate
gates for optimum power and performance.
From the table, it is also seen that merging parallel transistors
does not affect static power consumption. However, merging se-
ries transistors that requires an independent-gate high-Vth FinFET
increases static power by roughly two orders of magnitude. This is
because for some input patterns, one of the gates of a high-Vth Fin-
FET is active while the other gate is inactive. Although the high-Vth
FinFET is supposed to be in the off-state, the activation of one of
its gates reduces the threshold voltage and results in an increase
in static power consumption. Since the FinFETs were engineered
with adequate gate-source/drain underlap and tSi:L ratios, the leak-
age current does not exceed 6.4nA, which is comparable to 2.9nA
for an equivalent planar 32nm CMOS technology [16].
Both series and parallel merge transformation and back-gate dis-
abling results in a circuit with higher worst-case transition delay.
The only exception is the NAND2pu dis gate, whose worst-case
delay is better than the worst-case delay of the NAND2pu gate.
This is because although the pull-up network of both gates consists
of just one low-Vth FinFET, the back-gate of the pull-down transis-
tors are disabled only in NAND2pu dis. As a result, the Tplh and
Tphl of NAND2pu are not balanced and a race exists between pull-
up and pull-down networks while it switches. On the other hand,
disabling the back-gate of n-type devices in NAND2pu dis lessens
the drive power of the pull-down network and mitigates this prob-
lem [6].
Table 3: Power and delay of conventional and novel gates.
Tphl(ps) Tplh(ps) Ioff(pA) Cin(aF) Number of
transistors
NAND2 4.0 4.9 14.6 60.3 4
NAND2 dis 9.4 11.5 13.8 35.4 4
NAND2pu 2.9 10.7 13.0 45.4 3
NAND2pu dis 10.1 9.6 12.8 41.0 3
NAND2pd 8.6 4.9 6388.7† 45.3 3
NAND2pd dis 8.4 11.9 6388.0† 32.6 3
NAND2pdpu 7.9 11.0 6378.7† 30.9 2
† Note that the leakage current does not exceed 6.4nA, which is comparable to 2.9nA
for an equivalent planar 32nm CMOS technology [16]
4.2 Novel dual-Vth logic gates
The availability of dual-Vth IG FinFETs motivates design of a
new class of compact logic gates with higher expressive power
and ﬂexibility. Instead of applying transformations to conventional
gates, it is proposed to use the independent back-gate as an inde-
pendent input, effectively doubling the maximum number of inputs
to a logic gate. Both high-Vth and low-Vth transistors are utilized in
both the pull-up and pull-down networks. High-Vth independent-
gate devices inherently act as an AND function. They will have
low resistance if both their inputs are on. So, they can be con-
sidered as a network with two series transistors. With the same
reasoning, low-Vth independent-gate FinFETs can be represented
by two parallel transistors in the Boolean network. The rules for
static logic require that the pull-down network should be the dual
of the pull-up network. Hence, if a high-Vth transistor is used in
pull-down network with inputs a and b, the corresponding device
in the pull-up network is a low-Vth device with inputs a and b and
vice versa, respectively.
Starting from a structure that resembles the NAND2 gate in
Fig. 5, low-Vth transistors are used in the pull-down network and
high-Vth ones in the pull-up network. The stacked devices show
higher resistance than parallel ones. So, it is preferable to use the
stronger low-Vth devices in series structures. It ensures that it is
easier to balance pull-up and pull-down networks during design.
For the logic gate shown in Fig. 5, the pull-down network will be
activated iff the Boolean function of Eq. 2 holds.
PD = (a + b) ∗ (c + d) (2)
Similarly, the pull-up network will be activated iff Eq. 3 holds.
PU = (a
′ ∗ b′) + (c′ ∗ d′) (3)
These two equations are Boolean complements and they will never
be true simultaneously. So, the logic gate represented in Fig. 5 is a
static logic gate. Other compact Boolean functions can be realized
from this structure. For example, if c and d inputs are replaced by
the complements of inputs a and b, (i.e., c = a′ and d = b′ ), the
gate becomes one of the most compact implementations of XNOR
logic. This structure is ﬂexible and can easily realize the XOR
function when b, c and d are replaced with b
′
, a
′
, b. In the ﬁrst row
of Table 4, average leakage, worst case delay, and input capacitance
of this gate for different conﬁgurations are listed.
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Figure 4: NAND2 gates designed by disabling the back-gates and merging parallel or series transistors
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Figure 5: Novel implementation of [(a + b) ∗ (c + d)]′
Independent-gate dual-Vth FinFETs increase the available op-
tions in logic circuit design. For example, it is possible to imple-
ment 12 unique Boolean functions using only four transistors as
follows. Since the pull-up network is the dual of the pull-down net-
work, it is sufﬁcient to enumerate all the unique conﬁgurations in
the pull-down network. A logic gate with two IG transistors in the
pull-down network can have two, three, or four inputs. With two in-
puts, all the devices should be TG low-Vth devices, i.e., there is only
one option. With three inputs, one of the FinFETs must be an IG
FinFET and the other must be a TG FinFET. Two options exist for
the IG device: a high-Vth or a low-Vth device. Finally, with four in-
puts, all devices must be IG, and three possible options exist: both
low-Vth , both high-Vth , and a low-Vth along with a high-Vth Fin-
FET. Thus, we have six unique combinations of dual-Vth FinFETs.
Finally, since the two transistors in the pull-down network can be
in series or in parallel, a total of twelve unique Boolean functions
can be realized using four independent-gate dual-Vth FinFETs.
Table 4: Characteristics of selected gates with four transistors
Function Tphl(ps) Tplh(ps) Ioff(pA) Cin(aF)
[(a + b) ∗ (c + d)]′ 12.7 12 1231 38
[(a ∗ b) ∗ (c ∗ d)]′ 10.0 12.1 3644.8 25.9
[(a ∗ b) ∗ (c + d)]′ 10.0 12.9 4868.8 28.9
[(a ∗ b) + (c ∗ d)]′ 10.9 11.1 4790.7 34.2
[(a ∗ b) + (c + d)]′ 11.1 13.9 1129.2 23.2
[a + (b ∗ c)]′ 7.3 9.3 3199.6 47.6
Some conﬁgurations are not as competitive in performance as
other members of this logic family. This is mostly due to a large dif-
ference between low-to-high and high-to-low transition delay that
occurs when high-Vth devices are stacked in either the pull-down or
pull-up network. Although it is possible to address this by increas-
ing the width (ﬁn height) of stacked transistors, it will result in a
large increase in input capacitance of the gate and keeps the fanout-
of-four delay of gate almost unchanged. Performance metrics for
the most useful logic gates of this family are listed in Table 4.
The number of logic gates that can be implemented using dual-
Vth FinFETs has an exponential relationship with the number of
transistors in the gate. For example, if the gate has six transistors
(three each in the pull-down and pull-up network), 54 unique gates
can be realized. Although some of the 54 gates are functionally
equivalent, they are structurally different. Further, as illustrated for
the case with four transistors, the performance of some gates is not
attractive for use in logic circuits. In Table 5, the average leakage,
delay, and input capacitance of some of the best gates of this logic
family with six transistors is presented.
Table 5: Characteristics of selected gates with six transistors
Logic Tphl(ps) Tplh(ps) Ioff(pA) Cin(aF)
[(a + b) ∗ c ∗ d]′ 12.0 12.6 148.8 25.3
[(a ∗ b) ∗ c ∗ d]′ 12.1 13.1 1585.4 25.4
[(a + b) ∗ (c + d) ∗ e]′ 13.5 13.3 420.4 26.7
[(a + b) ∗ (c + d) ∗ (e + f)]′ 14.8 13.8 928.4 28.8
[(a + b) + c + d]
′
8.7 18.8 141.8 28.7
[(a ∗ b) + c + d]′ 8.9 17.8 1603.9 23.0
[(a ∗ b) + (c ∗ d) + e]′ 9.4 19.4 4775.9 24.5
[(a ∗ b) + (c ∗ d) + (e ∗ f)]′ 9.6 20.1 10692.1 26.6
5. Results
This section presents results for the area and power reduction that
the proposed circuit innovations offer, and compares these results
to previously published work. In the ﬁrst step, logical effort [17]
parameters of all novel and conventional gates are extracted using
rigorous UFDG SPICE simulations. They consist of input and out-
put capacitances, intrinsic delay, fanout-of-four delay, rise and fall
resistance, and static leakage for all input vector permutations. In
the next step, four technology libraries are generated using the ex-
tracted parameters. They are called basic, previous work, merged
series (MS), and complete libraries.
1. Basic library: It is the simplest library and contains only
the conventional gates, i.e., tied-gate NOT, NAND2, NOR2,
NAND3, NOR3, AND OR and OR AND logic.
2. Previous work library: In addition to the gates from the basic
library, this library contains the logic gates that are realized
by merging parallel transistors or disabling the back-gate as
proposed in prior work [5, 6].
3. Merged series library (MS): The MS library uses high-Vth
devices along with regular low-Vth devices, and contains all
the gates that are realized by merge series transformation.
MS is a super-set of the two previous libraries, but excludes
the novel logic gates.
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Table 6: Static and dynamic power, area, and delay for benchmark circuits from the ISCAS and SPARC benchmarks, mapped using
four different technology libraries. Static power (Stat) is in nW, dynamic power (Dyn) is in mW, area (Area) is reported as the
number of ﬁns, and delay (Delay) is in ps. Dynamic power of a circuit is estimated at 85% of the frequency established by the basic
library for that circuit.
Basic Previous work Merged series Complete
Circuit Power
Area Delay
Power
Area Delay
Power
Area Delay
Power
Area Delay
Stat Dyn Stat Dyn Stat† Dyn Stat† Dyn
b9 8.2 0.33 1676 16 8.31 0.31 1603 15 316 0.31 1407 17 201.2 0.26 1197 18
C880 32.7 0.38 6036 61 30 0.34 5615 59 1158 0.35 5618 60 920 0.28 4329 58
C1908 30.7 47.5 7770 104 25.6 49.0 6674 103 583.0 45.1 5434 100 799.35 36.70 4904 93
C499 33.3 41.5 8530 81 32.5 38.3 8010 83 703.1 38.7 7683 80 851.79 30.44 5862 74
C3540 68.2 112 18670 116 64.9 104.7 17832 114 11998 83.8 12978 127 2502.6 86.8 13155 106
sparc ifu errctl 107.4 29.8 20668 34 3000 29.1 20400 35 2873.9 23.8 16151 37 3077.3 19.89 13380 40
tlu hyperv 135.9 51.9 24042 45 116 44.9 20757 52 4793.6 55.3 25845 38 2682.5 38.89 16637 48
C7552 164.1 137.4 25014 83 1423.6 138.8 25663 81 3469.8 116.9 20743 88 3956.8 113.47 19751 83
sparc ifu fcl 133.1 61.6 25880 49 141.7 61.9 26364 48 4868 53 21963 50 5497.6 55.2 23274 43
sparc exu ecl 150.8 61.3 29734 43 152.6 61.6 30014 44 4015 49.2 23199 45 4890.1 42.8 19874 45
sparc ifu ifqdp 156.9 131 29964 70 154.1 123.9 28497 66 6891 112.4 24111 51 6888.7 94.89 20912 56
sparc ifu errdp 247.8 211.3 46188 95 224.9 174.7 37356 90 5002.3 180.5 35922 49 7434 99.8 37131 45
C6288 194.1 1059 54024 319 205.9 1115.9 56932 311 1161 949.0 45476 324 8391.20 847.40 39488 307
sparc exu byp 420.7 189.2 72058 53 376.5 179.9 68699 56 13628.9 182.7 67669 46 10919.3 176.83 60703 45
† Note that static power is still at most ≈ 2% of total power consumption, even in merged series and complete libraries.
4. Complete library: This library is the complete library that
contains all the gates from the previous three libraries and
the novel logic gates that were introduced in section 4.2.
Synopsys DC was used to synthesize and map fourteen ISCAS
and OpenSPARC benchmarks using these four libraries. The area
(number of ﬁns), leakage power, dynamic power and minimum
achievable critical path delay are listed in Table 5 for all of the
benchmarks. In all the circuits and libraries, the static power is at
least two orders of magnitude less than the dynamic power. Even
after the addition of novel gates with high-Vth devices into the MS
and complete library, the static power is less than the dynamic
power. This is due to the fact that in well-designed FinFETs, the
dominant component of power is dynamic power, and all other con-
tributors of power consumption can be reasonably ignored.
Although these libraries have a hierarchical structure and the
complete library is the most complete, the library based on just pre-
vious work outperforms the MS library in some cases. This can be
attributed to the fact that the synthesizer may sometimes converge
to local optima. But the overall trend indicates that the previous-
work library provides limited reduction in dynamic power or area.
However, the MS and complete library are able to provide larger
reductions in dynamic power. Speciﬁcally, the inclusion of novel
gates in the complete library is the main source of improvement.
On average, the complete library reduces delay, power, and area by
9%, 21%, and 27%, respectively, over the basic library based on
tied-gate FinFETs in 32nm technology.
6. Conclusions
This paper proposes the design of dual-Vth independent-gate Fin-
FETs by tuning the oxide thickness and gate work-function. It was
shown that the dual-Vth independent-gate FinFETs enable merg-
ing of series and parallel transistors, enabling efﬁcient realization
of logic gates. More complex functions were also designed using
dual-Vth independent-gate devices in pull-down or pull-up networks
of gates. It was shown that signiﬁcant savings in area and power
consumption can be achieved by incorporating these gates into the
technology library.
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